Microchip dsPIC33CK256MP508 FAMILY Mikroprocessor, 16 bit, CISC, dsPIC33CK CPU, 100 MHz, 64 Ben TQFP

Se alle Mikroprocessorer

Indhold (1 bakke af 160 enheder)*

Kr. 2.178,88

(ekskl. moms)

Kr. 2.723,52

(inkl. moms)

Add to Basket
Vælg eller skriv antal
Ordrer under Kr. 500,00 (ekskl. moms) koster Kr. 99,00.
Udgår
  • Sidste 160 enhed(er), klar til afsendelse fra et alternativt lager
Enheder
Per stk.
Pr bakke*
160 +Kr. 13,618Kr. 2.178,88

*Vejledende pris

RS-varenummer:
179-3964
Producentens varenummer:
DSPIC33CK256MP506-I/PT
Brand:
Microchip
Find lignende produkter ved at vælge én eller flere attributter.
Vælg alle

Brand

Microchip

Serie

dsPIC33CK256MP508 FAMILY

Produkttype

Mikroprocessor

Enhedens kerne

dsPIC33CK CPU

Databusbredde

16bit

Instruktionssættets arkitektur

CISC

Klokfrekvens maks.

100MHz

Monteringstype

Overflade

Emballagetype

TQFP

Forsyningsspænding min.

3.6V

Forsyningsspænding maks.

3.6V

Benantal

64

Min. driftstemperatur

-40°C

Driftstemperatur maks.

85°C

Bredde

12 mm

Længde

12mm

Højde

1.2mm

Standarder/godkendelser

IEC 60730, AEC-Q100 REVG (Grade 1)

Bilindustristandarder

AEC-Q100

Antal kerner

1

COO (Country of Origin):
US
Microchip’s dsPIC33CK family of digital signal controllers (DSCs) features a single 100 MIPS 16-bit dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation and provide extended motor life. They can be used to control BLDC, PMSM, ACIM, SR and stepper motors.

3.0V to 3.6V, -40ºC to +125ºC, DC to 100 MIPS

dsPIC33CK DSC Core:

Modified Harvard architecture with 16-bit data and 24-bit instructions

Code efficient (C and Assembly) CPU architecture designed for real-time applications

16 16-bit working registers

4 sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling

Single-cycle, mixed-sign 32-bit MUL

Fast 6-cycle hardware 32/16 and 16/16 DIV

Dual 40-bit fixed point Accumulators (ACC) for DSP operations

Single-cycle MAC/MPY with dual data fetch and result write-back

Zero overhead looping support

Relaterede links